Electronic Products & Technology

Sidense memory macros meet JEDEC testing qualifications at 28 nm process nodes

Staff   

Electronics CEL

OTTAWA, ON – Sidense has announced that its SHF Non-Volatile Memory (NVM) macros have met stringent JEDEC accelerated testing requirements for TSMC’s 28HPM and 28HPL process nodes.

Stories continue below
Print this page

Related Stories
Sidense announces SHF 1T-OTP non-volatile memory IP for advanced process chip designs
JEDEC standard sets best practices for mitigating counterfeit electronics
Sidense and Intellitech collaborate on electronic chip IDs
Flash memory device for low power electronics